# From C/C++ to Dynamically Scheduled Circuits

Lana Josipović

September 2022





# **High-Level Synthesis: From Programs to Circuits**



- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components



🏦 <b>//र</b> 90	Direct	ion Brig	
∱ 5' <b>08:50</b>	•	••	• 10:19
Lausanr	ne, gar	e	
5 '	大	Walk (Show on the map)	A A MARKEN AND A
08:50	<b>●</b>	Lausanne, Platform 3	
09:21	Ť	Aigle, Platform 1	
2 '	大	Walk (Show on the map)	
09:29	ſ	Aigle, gare	
09:57	÷	B B 428 Direction Le Sepey, gare Le Sépey, gare	
1'	火	Walk (Show on the map)	
10:01	ſ	Le Sépey, Platform 1	
	$\oplus$	R 428 Direction Les Diablerets	X 4
10:19	♦	Les Diablerets, Platform 1	

- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





Naïve schedule:

- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





# **The Limitations of Static Scheduling**

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```

```
1: x[0]=5 → ld hist[5]; st hist[5];
2: x[1]=4 → ld hist[4]; st hist[4];
3: x[2]=4 → ld hist[4]; st hist[4];
RAW dependency
```

- Static scheduling (standard HLS tool)
  - Inferior when memory accesses cannot be disambiguated at compile time



- Dynamic scheduling
  - Maximum parallelism: Only serialize memory accesses on actual dependencies



# A Different Way to Do HLS

**Static scheduling (standard HLS tool): decide** at compile time when each operation executes



**Dynamic scheduling** (our HLS approach): decide at runtime when each operation executes

![](_page_12_Figure_4.jpeg)

# A Different Way to Do HLS

# **Static scheduling** (standard HLS tool): decide at **compile time** when each operation executes

![](_page_13_Figure_2.jpeg)

#### **Dynamic scheduling** (our HLS approach): decide at runtime when each operation executes

![](_page_13_Figure_4.jpeg)

1 4

# A Different Way to Do HLS

#### **Static scheduling (standard HLS tool): decide** at **compile time** when each operation executes

![](_page_14_Figure_2.jpeg)

#### **Dynamic scheduling** (our HLS approach): decide at runtime when each operation executes

![](_page_14_Figure_4.jpeg)

- Asynchronous circuits: operators triggered when inputs are available
  - Budiu et al. Dataflow: A complement to superscalar. ISPASS'05.
- Dataflow, latency-insensitive, elastic: the synchronous version of it
  - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
  - Carloni et al. Theory of latency-insensitive design. TCAD'01.
  - Jacobson et al. Synchronous interlocked pipelines. ASYNC'02.
  - Vijayaraghavan and Arvind. Bounded dataflow networks and latency-insensitive circuits. MEMOCODE'09.

High-level synthesis of dataflow circuits

#### **HLS of Dynamically Scheduled Circuits**

![](_page_16_Figure_1.jpeg)

#### **HLS of Dynamically Scheduled Circuits**

![](_page_17_Figure_1.jpeg)

і 8

- We use the **SELF (Synchronous ELastic Flow)** protocol
  - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
- Every component communicates via a pair of handshake signals
- Make scheduling decisions at runtime
  - As soon as all conditions for execution are satisfied, an operation starts

![](_page_18_Figure_6.jpeg)

- We use the SELF (Synchronous ELastic Flow) protocol
  - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
- Every component communicates via a pair of handshake signals
- Make scheduling decisions at runtime
  - As soon as all conditions for execution are satisfied, an operation starts

![](_page_19_Figure_6.jpeg)

- We use the **SELF (Synchronous ELastic Flow)** protocol
  - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
- Every component communicates via a pair of handshake signals
- Make scheduling decisions at runtime
  - As soon as all conditions for execution are satisfied, an operation starts

![](_page_20_Figure_6.jpeg)

![](_page_21_Figure_1.jpeg)

![](_page_22_Figure_1.jpeg)

![](_page_23_Figure_1.jpeg)

![](_page_24_Figure_1.jpeg)

![](_page_25_Figure_1.jpeg)

![](_page_26_Figure_1.jpeg)

![](_page_27_Figure_1.jpeg)

![](_page_28_Figure_1.jpeg)

fo	r (i=0; i <n; i++)="" th="" {<=""></n;>
	hist[x[i]] = hist[x[i]] + weight[i];
}	

![](_page_29_Figure_1.jpeg)

![](_page_30_Figure_1.jpeg)

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```

![](_page_31_Figure_1.jpeg)

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```

![](_page_32_Figure_1.jpeg)

Single token on cycle, in-order tokens in noncyclic paths

![](_page_33_Figure_1.jpeg)

**Backpressure from slow paths prevents pipelining** 

# **HLS of Dynamically Scheduled Circuits**

![](_page_34_Figure_1.jpeg)

# **Inserting Buffers**

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```

![](_page_35_Figure_2.jpeg)

Buffers as registers to break combinational paths

Josipović, Sheikhha, Guerrieri, Ienne, and Cortadella. Buffer Placement and Sizing for High-Performance Dataflow Circuits. FPGA 2020 Best paper award Rizzi, Guerrieri, Ienne, and Josipović. A Comprehensive Timing Model for Accurate Frequency Tuning in Dataflow Circuits. FPL 2022
```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Buffers as FIFOs to regulate throughput



**BEFORE** 

Merge

Fork

ht[i]

4 stages

N

comb.

Fork

Branch

Exit: i=N



#### NOW (with buffers)



Mixed integer linear programming (MILP) model based on **Petri net theory** 

- Analyze token flow through the circuit
- Determine **buffer placement and sizing**
- Maximize throughput for a target clock period

#### **HLS of Dynamically Scheduled Circuits**



- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens

```
for (i = 0; i < N; i++) {
    a[i] = a[i]*x;
    b[i] = b[i]*y;
}
M1 M2</pre>
```

- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens

```
for (i = 0; i < N; i++) {
    a[i] = a[i]*x;
    b[i] = b[i]*y;
}</pre>
```



Sharing not possible without damaging throughput

Use MILP (performance optimization) information to decide what to share

Josipović, Marmet, Guerrieri, and Ienne. Resource Sharing in Dataflow Circuits. FCCM 2022. Best Paper Award Nominee

- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens



# Use MILP (performance optimization) information to decide what to share

Josipović, Marmet, Guerrieri, and Ienne. Resource Sharing in Dataflow Circuits. FCCM 2022. Best Paper Award Nominee

- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens



Josipović, Marmet, Guerrieri, and Ienne. Resource Sharing in Dataflow Circuits. FCCM 2022. Best Paper Award Nominee

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



**Backpressure from slow paths prevents pipelining** 

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



**Buffers for high throughput** 

```
1: x[0]=5 → ld hist[5]; st hist[5];
2: x[1]=4 → ld hist[4]; st hist[4];
3: x[2]=4 → ld hist[4];
RAW dependency
```

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



What about memory?

#### **HLS of Dynamically Scheduled Circuits**



### We Need a Load-Store Queue (LSQ)!

• Traditional processor LSQs allocate memory instructions in program order



• Dataflow circuits have **no notion of program order** 



- An LSQ for dataflow circuits whose only difference is in the **allocation policy**:
  - Static knowledge of memory access program order inside each basic block
  - Dynamic knowledge of the sequence of basic blocks from the dataflow circuit



Josipović, Brisk, and Ienne. An Out-of-Order Load-Store Queue for Spatial Computing. CASES 2017 **Best Paper Award Nominee** Josipović, Bhattacharrya, Guerrieri, and Ienne. Shrink It or Shed It! Minimize the Use of LSQs in Dataflow Designs. FPT 2019

- An LSQ for dataflow circuits whose only difference is in the **allocation policy**:
  - Static knowledge of memory access program order inside each basic block
  - Dynamic knowledge of the sequence of basic blocks from the dataflow circuit



Josipović, Brisk, and Ienne. An Out-of-Order Load-Store Queue for Spatial Computing. CASES 2017 **Best Paper Award Nominee** Josipović, Bhattacharrya, Guerrieri, and Ienne. Shrink It or Shed It! Minimize the Use of LSQs in Dataflow Designs. FPT 2019

- An LSQ for dataflow circuits whose only difference is in the **allocation policy**:
  - Static knowledge of memory access program order inside each basic block
  - Dynamic knowledge of the sequence of basic blocks from the dataflow circuit



Josipović, Brisk, and lenne. An Out-of-Order Load-Store Queue for Spatial Computing. CASES 2017 **Best Paper Award Nominee** Josipović, Bhattacharrya, Guerrieri, and lenne. Shrink It or Shed It! Minimize the Use of LSQs in Dataflow Designs. FPT 2019

- An LSQ for dataflow circuits whose only difference is in the **allocation policy**:
  - Static knowledge of memory access program order inside each basic block
  - Dynamic knowledge of the sequence of basic blocks from the dataflow circuit



Josipović, Brisk, and Ienne. An Out-of-Order Load-Store Queue for Spatial Computing. CASES 2017 **Best Paper Award Nominee** Josipović, Bhattacharrya, Guerrieri, and Ienne. Shrink It or Shed It! Minimize the Use of LSQs in Dataflow Designs. FPT 2019

- An LSQ for dataflow circuits whose only difference is in the **allocation policy**:
  - Static knowledge of memory access program order inside each basic block
  - Dynamic knowledge of the sequence of basic blocks from the dataflow circuit



Josipović, Brisk, and lenne. An Out-of-Order Load-Store Queue for Spatial Computing. CASES 2017 **Best Paper Award Nominee** Josipović, Bhattacharrya, Guerrieri, and lenne. Shrink It or Shed It! Minimize the Use of LSQs in Dataflow Designs. FPT 2019

#### **Dataflow Circuit with the LSQ**

```
1: x[0]=5 → ld hist[5]; st hist[5];
2: x[1]=4 → ld hist[4]; st hist[4];
3: x[2]=4 → ld hist[4];
RAW dependency
```

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



High-throughput pipeline with memory dependencies honored

#### **HLS of Dynamically Scheduled Circuits**



#### **Nonspeculative Dataflow Circuit**



float d=0.0; x=100.0; int i=0;

```
do {
    d = a[i] + b[i];
    i++;
}
while (d<x);</pre>
```

#### **Nonspeculative Dataflow Circuit**



float d=0.0; x=100.0; int i=0;

```
do {
    d = a[i] + b[i];
    i++;
}
while (d<x);</pre>
```

#### **Nonspeculative Dataflow Circuit**



float d=0.0; x=100.0; int i=0;

```
do {
    d = a[i] + b[i];
    i++;
}
while (d<x);</pre>
```

#### **Nonspeculative vs. Speculative System**

	Nonspeculative schedule															
	<b>C1</b>	<b>C2</b>	<b>C3</b>	C4	C5	C6	C7	<b>C8</b>	C9	C10	C11	C12	C13	<b>C14</b>	C15	C16
1	ld a[0] Id b[0]	d1 = a[0] + b[0]		d1 <x?< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></x?<>												
2					ld a[1] ld b[1]	d2	d2 = a[1] + b[1]		d2 <x?< th=""><th></th><th></th><th></th><th></th><th></th><th></th></x?<>							
3										ld a[2] ld b[2]	d3	3 = a[2] + b[2]		d3 <x?< th=""><th>exit</th></x?<>	exit	
4	,															

Long control flow decision prevents pipelining

#### **Nonspeculative vs. Speculative System**



- Contain speculation in a region of the circuit delimited by special components
  - Issue speculative tokens (pieces of data which might or might not be correct)
  - Squash and replay in case of misspeculation



- Contain speculation in a region of the circuit delimited by special components
  - Issue speculative tokens (pieces of data which might or might not be correct)
  - Squash and replay in case of misspeculation



- Contain speculation in a region of the circuit delimited by special components
  - Issue speculative tokens (pieces of data which might or might not be correct)
  - Squash and replay in case of misspeculation



- Contain speculation in a region of the circuit delimited by special components
  - Issue speculative tokens (pieces of data which might or might not be correct)
  - Squash and replay in case of misspeculation



- Contain speculation in a region of the circuit delimited by special components
  - Issue speculative tokens (pieces of data which might or might not be correct)
  - Squash and replay in case of misspeculation



# Speculative Dataflow Circuit



Josipović, Guerrieri, and Ienne. Speculative Dataflow Circuits. FPGA 2019

# Speculative Dataflow Circuit



Speculator instead of regular Branch

Josipović, Guerrieri, and Ienne. Speculative Dataflow Circuits. FPGA 2019

#### Speculative Dataflow Circuit Start, i=0





Josipović, Guerrieri, and lenne. Speculative Dataflow Circuits. FPGA 2019

# Speculative Dataflow Circuit





Josipović, Guerrieri, and Ienne. Speculative Dataflow Circuits. FPGA 2019

# Speculative Dataflow Circuit





Continue computing before condition known
#### **Speculative Dataflow Circuit**



**High-throughput speculative pipeline** 

Josipović, Guerrieri, and Ienne. Speculative Dataflow Circuits. FPGA 2019

### **HLS of Dynamically Scheduled Circuits**



**Static HLS vs. dynamic HLS?** 

### **Dynamatic: An Open-Source HLS Compiler**

• From C/C++ to synthesizable dataflow circuit description



- ▲ Dynamic, control dependences
- Dynamic, memory dependences
- Dynamic, speculative
- × Dynamic, no dependences
- Static (all points)



Resource utilization and execution time of the dataflow designs, normalized to the • corresponding static designs produced by Vivado HLS



Dynamic, speculative × Dynamic, no dependences

Josipović, Guerrieri, and Ienne. Synthesizing General-Purpose Code into Dynamically Scheduled Circuits. CASM 2021





 Resource utilization and execution time of the dataflow designs, normalized to the corresponding static designs produced by Vivado HLS



Josipović, Guerrieri, and Ienne. Synthesizing General-Purpose Code into Dynamically Scheduled Circuits. CASM 2021

8





## **Static vs. Dynamic Scheduling**

	Statically Scheduled → "Compiler does the job"	<b>Dynamically Scheduled</b> → "Hardware does the job"	
Computer Architecture	VLIW Processors	Out-of-Order Superscalar Processors	
High-Level Synthesis	Traditional HLS	Dataflow circuits	
DSP-oriented applications		General-purpose code (new applications and users)	

# Thanks! 🙂

#### **Research group:**



https://dynamo.ethz.ch/

**Dynamatic HLS tool:** 



https://dynamatic.epfl.ch/