

ROVER: RTL Optimisation via Verified E-Graph Rewriting

Samuel Coward

George Constantinides

Theo Drane

Intel GfX & Imperial College

Imperial College

Intel GfX

Industrial PhD – A Novel Design

intel®

Accelerated
Compute &
Graphics



**Imperial College
London**

George
Constantinides



Collaboration
Execution

Collaboration
Theory

Competition
HLS/Synth

FV experts



Hardware Development Timeline

Specification

RTL Bringup

Verification & Bug Fixes

30

70

Tape-out

High Level Synth

Logic Synth

Equivalence Checking

Simulation

cadence®

SYNOPSYS®


Mentor
Graphics®

RTL Engineer



- Achieve correctness & fix bugs
- Select & implement an arch
- Fill gap left by tools



\$100k min



Exploring the Maze



Architectural Design Space

This HW isn't good enough!
Please optimise!




E-Graphs


⊖ egg: e-graphs good





- Data structure – efficient rewrite engines
- Compact representation of equivalent designs
- Maintain history
- Enable efficient design space exploration
- Constructive rewrite application – phase ordering



Rewriting the E-graph




$$\frac{2 * (x + y)}{2}$$




$$\frac{2 * (x + y)}{2} \text{ and } \frac{2}{2} * (x + y)$$

Applying further rewrites

$$\frac{2}{2} * (x + y)$$




$$1 * (x + y)$$



$$(x + y)$$

Final E-graph – choose “best” from equivalent designs?




- $(x + y)$
- $\frac{(2*(x+y))}{2}$
- $1 * (x + y), 1 * 1 * (x + y), \dots$

Contains full history and infinitely many equivalent designs

ROVER: Automating Datapath Optimisation

Goals: Increase productivity & increase IP quality

Target: Numerical ASIC Hardware Optimisation




- Combinational RTL
- Operations on unsigned fixed width bitvectors

Supported Operators:
Logical - \gg , \ll , $?$, $\{$, $\}$, $>$, $<$, \sim
Arithmetic - $+$, $-$, \times

Rewrites – Parameterizable & Conditional


28 rewrites

- arithmetic identities
- logic identities
- tool correlation
- constant expansion
- arithmetic logic exchange



Encoding logic synth optimisations

Rewrite	Sufficient Condition
$\left((a_p + b_q)_s \ll c_t \right)_r \rightarrow \left((a_p \ll c_t)_r + (b_q \ll c_t)_r \right)_r$	$r \leq s \vee \max(p, q) < s$
$\left((a_p \ll b_q)_u \ll c_s \right)_r \rightarrow \left(a_p \ll (b_q + c_s)_t \right)_r$	$t > \max(q, s) \wedge u \geq r$





Extraction & Verification

- Theoretical 2 input gate count cost metric – area only
- Bitwidth dependent operator cost
- Integer Linear Programming (common sub-expressions)

minimize: $\sum_{n \in \mathcal{N}} \text{cost}(n)x_n$ subject to:



$x_{root} = 1$ and $\forall (n, c) \in E. x_n \leq \sum_{n' \in \mathcal{N}_c} x_{n'}$



- Increased confidence
- No need to trust rewrites
- Detects broken rewrites



Results

Existing Intel interpolation RTL
Automatically finds optimal architecture
Matches manual optimization



Design	Area Change	Runtime (sec)
FIR Filter	-60%	100
ADPCM Decoder	-1%	19
Shifted FMA	-32%	<1
MCM	+15%	31

HLS Comparison



Stratus – bit level optimisations
- didn't cross architectural boundary

ROVER – clustered arithmetic ops
– moved logic out the way

Multiple Constant Multiplication

Optimal circuit to generate:

$$\{a_1 \times x, a_2 \times x, \dots, a_n \times x\}$$



Matches operator count from [1]


Rewrites:

$$1 \rightarrow 2 - 1$$


$$c \rightarrow 2 \times (c \gg 1) + c[0]$$

$$7 = 2 \times 3 + 1 = 2 \times (2 + 1) + 1 = 4 + 3$$

Naive



Optimised




[1] - N. M. Sarband, O. Gustafsson and M. Garrido, "Obtaining Minimum Depth Sum of Products from Multiple Constant Multiplication," 2018


Parameterisable RTL – FIR Kernel

Easy-to-use but do we sacrifice quality?

Yes – optimal RTL design varies with parameter values




Original



Arch A

Optimal for bitwidths
8 → 28




Arch B

Optimal for bitwidths
32 → 56

Cost Metric Validation

- Agreed with logic synthesis on 56% of parameterizable testcases
- Limited by lack of delay model
- Does logic synthesis generate predictable results?




Logic Synthesis Fuzzing

Semantically preserving mutations


Expect identical results

Up to 15% difference...




Conclusions

- Applied E-Graphs to datapath optimisation
- Matched human designer on Intel testcase
- Verified RTL generated



But, are syntactic rewrites enough?



- Intermediate Value Analysis
- Domain Specific Rewrites

Combining E-Graphs with Abstract Interpretation



Where is the leading 1?

Rewrite Table

Class	Name	Left-hand Side \rightarrow Right-hand Side	Sufficient Condition
Bitvector Arithmetic Identities	Commutativity	$r(p a * q b) \rightarrow r(q b * p a)$	True
	Mult	$t(u(p a \times r b) \times s c) \rightarrow t(p a \times_q(r b \times s c))$	$(q \geq t \vee r + s \leq q)$
	Associativity	$t(u(p a \times r b) \times s c) \rightarrow t(p a \times_q(r b \times s c))$	$\wedge(u \geq t \vee p + r \leq u)$
	Add	$t(u(p a + r b) + s c) \rightarrow t(p a +_q(r b + s c))$	$(q \geq t \vee \max(r, s) < q)$
	Associateativity	$t(u(p a + r b) + s c) \rightarrow t(p a +_q(r b + s c))$	$\wedge(u \geq t \vee \max(p, r) < u)$
	Distribute Mult over Add	$r(p a \times_q(s b + t c)) \rightarrow r(u(p a \times s b) +_v(p a \times t c))$	$\min(q, u, v) \geq r$
	Sum Same	$q(p a + p a) \rightarrow q(2 \times p a)$	True
	Mult Sum Same	$r(s(p a \times_q b) +_q b) \rightarrow r(t(p a +_1 1) \times_q b)$	$t > p \wedge s \geq p + q$
	Add Zero	$p(p a + q b) \rightarrow p(a)$	$b \equiv 0 \pmod{2^p}$
	Sub to Neg	$r(p a - q b) \rightarrow r(p a +_q(-q b))$	True
Mult by One	$p(p a \times q b) \rightarrow p(a)$	$b \equiv 1 \pmod{2^p}$	
Mult by Two	$r(p a \times 2) \rightarrow r(p a << 1)$	True	
Bitvector Logic Identities	Merge Left Shift	$r(u(p a << q b) << s c) \rightarrow r(p a << t(q b + s c))$	$t > \max(q, s) \wedge u \geq r$
	Merge Right Shift	$r(u(p a >> q b) >> s c) \rightarrow r(p a >> t(q b + s c))$	$t > \max(q, s) \wedge u \geq p$
	Redundant Sel	$p(1 b? p a : p a) \rightarrow p a$	True
	Neg Not	$r(-p a) \rightarrow r(p(\sim(p a)) +_1 1)$	$r \leq p$
	Not over Con	$r(\sim(q +_s\{q a, s b\})) \rightarrow r\{q(\sim(q a)), s(\sim(s b))\}$	$q + s \geq r$
Constant Expansion	Mult Constant	$r(r(q(2 \times_{q-1} c[q-1:1] \times_p x) +_p(1 c[0] \times_p x)))$	c constant
	One to Two Mult	$p(1 \times_p x) \rightarrow p(q(2 \times_p x) - p x)$	$q > p$
Arithmetic Logic Exchange	Left Shift Add	$r(s(p a + q b) << t c) \rightarrow r(u(p a << t c) +_u(q b << t c))$	$(s \geq r \vee \max(p, q) < s) \wedge u \geq r$
	Add Right Shift	$r(p a +_q(t b >> u c)) \rightarrow r(v(s(p a << u c) + t b) >> u c)$	$q \geq t \wedge s \geq p + 2^u - 1$ $\wedge v > \max(s, t)$
	Left Shift Mult	$r(t(p a \times_q b) << u c) \rightarrow r(v(p a << u c) \times_q b)$	$t \geq r \wedge v \geq r$
	Sel Add	$r(1 e? p(p a + q b) : r(p c + q d)) \rightarrow r(p(1 e? p a : p c) +_q(1 e? q b : q d))$	True
	Sel Add Zero	$p(1 e? p(p a + q b) : p c) \rightarrow p(p(1 e? p a : p c) +_q(1 e? q b : q 0))$	True
	Move Sel Zero	$r(p(1 b? p 0 : p a) \times_q c) \rightarrow r(p a \times_q(1 b? q 0 : c))$	True
	Concat to Add	$r\{p a, q b\} \rightarrow r(s(p a << u q) +_q b)$	$s \geq p + 2^u - 1 \wedge u \geq \lceil \log_2(q + 1) \rceil$
Merging Ops	Merge Additions	$q_1(p_1 a 1 + q_2(p_2 a 2 + q_3(p_3 a 3 + \dots + p_n a n) \dots)) \rightarrow q_1(\text{SUM}(p_1 a 1, p_2 a 2, \dots, p_n a n))$	$q_i > \max(p_i, q_{i+1}), i = 1, \dots, n - 2$ $\wedge q_{n-1} > \max(p_{n-1}, p_n)$
	Merge Mult Array	$t(s(q a \times_r b) +_s(q c \times_r(\sim(r b)))) \rightarrow t(\text{MUXAR}(r b, q a, q c))$	$s \geq q + r \wedge t > s$
	FMA Merge	$t(s(p a \times_q b) +_r c) \rightarrow t(\text{FMA}(p a, q b, r c))$	$s \geq p + q \wedge t > \max(s, r)$