ROVER: RTL Optimisation via Verified E-Graph Rewriting

Samuel Coward

George Constantinides


Theo Drane

Imperial College

Intel GFx & Imperial College Imperial College


Intel GFx

Industrial PhD – A Novel Design






Hardware Development Timeline






Exploring the Maze




Architectural Design Space




XPU Architecture and IP Engineering - GFx Numerical Hardware Group


E-Graphs






- Data structure efficient rewrite engines
- Compact representation of equivalent designs
- Maintain history
- Enable efficient design space exploration
- Constructive rewrite application phase ordering










Applying further rewrites $\frac{2}{2}*(x+y)$ $\frac{a}{a} \rightarrow 1$ 1*(x+y) $1*a \rightarrow a$ (x+y)

Final E-graph – choose "best" from equivalent designs?




Contains full history and infinitely many equivalent designs



ROVER: Automating Datapath Optimisation

Goals: Increase productivity & increase IP quality

Target: Numerical ASIC Hardware Optimisation




- Combinational RTL
- Operations on unsigned fixed width bitvectors

Supported Operators: Logical - », «, ?, {, }, >, <, ~ Arithmetic - +, -,×



Rewrites - Parameterizable & Conditional



AXG ACCELERATED SYSTEMS AND


ACCELERATED COMPUTING SYSTEMS AND GRAPHICS XPU Architecture and IP Engineering – GFx Numerical Hardware Group

Extraction & Verification

- Theoretical 2 input gate count cost metric area only
- Bitwidth dependent operator cost


and IP Engineering - GFx Numerical Hardware Group


Integer Linear Programming (common sub-expressions)



Results

Existing Intel interpolation RTL Automatically finds optimal architecture Matches manual optimization






Design	Area Change	Runtime (sec)
FIR Filter	-60%	100
ADPCM Decoder	-1%	19
Shifted FMA	-32%	<]
МСМ	+15%	31


ACCELERATED COMPUTING SYSTEMS AND GRAPHICS XPU Architecture and IP Engineering – GFx Numerical Hardware Group

HLS Comparison




<u>Stratus</u> – bit level optimisations - didn't cross architectural boundary

<u>ROVER</u> – clustered arithmetic ops – moved logic out the way





Multiple Constant Multiplication



[1] - N. M. Sarband, O. Gustafsson and M. Garrido, "Obtaining Minimum Depth Sum of Products from Multiple Constant Multiplication," 2018




ACCELERATED COMPUTING SYSTEMS AND GRAPHICS XPU Architecture and IP Engineering – GFx Numerical Hardware Group

Parameterisable RTL – FIR Kernel

Easy-to-use but do we sacrifice quality?


Yes – optimal RTL design varies with parameter values



XPU Architecture and IP Engineering – GFx Numerical Hardware Group

Cost Metric Validation


- Agreed with logic synthesis on 56% of parameterizable testcases
- Limited by lack of delay model
- Does logic synthesis generate predictable results?




and IP Engineering - GFx Numerical Hardware Group

Conclusions

- Applied E-Graphs to datapath optimisation
- Matched human designer on Intel testcase
- Verified RTL generated



But, are syntactic rewrites enough?



nd IP Engineering – GFx Numerical Hardware Grou

- Intermediate Value Analysis
- Domain Specific Rewrites

Combining E-Graphs with Abstract Interpretation





Rewrit	еТа	able

Class	Name	Left-hand Side \rightarrow Right-hand Side	Sufficient Condition
Bitvector Arithmetic Identities	Commutativity	$_{r}(\ _{p}a*_{q}b) ightarrow _{r}(\ _{q}b*_{p}a)$	True
	Mult Associativity	${}_t({}_u({}_pa_rb)_sc)_t({}_pa_q({}_rb_sc))$	$(q \ge t \lor r + s \le q)$ $\land (u \ge t \lor p + r \le u)$
	Add Associativity	$_t(\ _u(\ _pa+_rb)+_sc)\rightarrow _t(\ _pa+_q(\ _rb+_sc))$	$(q \ge t \lor \max(r, s) < q)$ $\land (u \ge t \lor \max(p, r) < u)$
	Distribute Mult over Add	$_{r}(_{p}a\times _{q}(_{s}b+_{t}c))\rightarrow _{r}(_{u}(_{p}a\times _{s}b)+_{v}(_{p}a\times _{t}c))$	$\min(q,u,v) \geq r$
	Sum Same	$_{q}(_{p}a+_{p}a) \rightarrow _{q}(_{2}2 \times _{p}a)$	True
	Mult Sum Same	$r(s(pa \times qb) + qb) \rightarrow r(t(pa + 1) \times qb)$	$t > p \land s \ge p + q$
	Add Zero	p(pa+qb) ightarrow p(a)	$b \equiv 0 \mod 2^p$
	Sub to Neg	$r(pa-qb) \rightarrow r(pa+q(-qb))$	True
	Mult by One	$p(a \times qb) \rightarrow p(a)$	$b \equiv 1 \mod 2^p$
	Mult by Two	$r(a \times 22) \rightarrow r(a \times 11)$	True
Bitvector Logic Identities	Merge Left Shift	$_{r}(_{u}(_{p}a \ll _{g}b) \ll _{s}c) \rightarrow _{r}(_{p}a \ll _{t}(_{g}b + _{s}c))$	$t > \max(q, s) \land u \ge r$
	Merge Right Shift	$r(u(pa >> b) >> sc) \rightarrow r(pa >> t(qb + sc))$	$t > \max(q, s) \land u \ge p$
	Redundant Sel	$_{p}({}_{1}b? {}_{p}a : {}_{p}a) \rightarrow {}_{p}a$	True
	Neg Not	$r(-pa) \rightarrow r(p(\sim (pa)) + 1)$	$r \leq p$
	Not over Con	$\frac{r(\sim(q+s\{qa,sb\})) \rightarrow r\{q(\sim(qa)), s(\sim(sb))\}}{r(qc \times px) \rightarrow}$	$q+s \ge r$
Constant Expansion	Mult Constant	$r(r(q(2 \times q_{-1}c[q-1:1]) \times p_{x}) + r(r(0) \times p_{x}))$	c constant
Expansion	One to Two Mult	$\frac{p(_11 \times_p x) \to p(_q(_22 \times_p x)p x)}{r(_s(_pa +_qb) << _tc) \to r(_u(_pa << _tc) + _u(_gb << _tc))}$	q > p
	Left Shift Add	$r(s(pa+qb) << tc) \rightarrow r(u(pa << tc) + u(qb << tc))$	$(s \ge r \lor \max(p,q) < s) \land u \ge r$
Arithmetic Logic Exchange	Add Right Shift	$_{r}(_{p}a+_{q}(_{t}b>>_{u}c))\rightarrow _{r}(_{v}(_{s}(_{p}a<<_{u}c)+_{t}b)>>_{u}c)$	$q \ge t \wedge s \ge p + 2^u - 1 \ \wedge v > \max(s,t)$
	Left Shift Mult	$_{r}(_{t}(_{p}a \times _{q}b) << _{u}c) \rightarrow _{r}(_{v}(_{p}a << _{u}c) \times _{q}b)$	$t \ge r \land v \ge r$
	Sel Add	$ \frac{1}{r(1e^{2}r(pa+qb):r(pc+qd))}_{r(p(1e^{2}pa:pc)+q(1e^{2}qb:qd))} \rightarrow $	True
	Sel Add Zero	${}_{p}({}_{1}e? {}_{p}({}_{p}a + {}_{q}b): {}_{p}c) \rightarrow {}_{p}({}_{p}({}_{1}e? {}_{p}a: {}_{p}c) + {}_{q}({}_{1}e? {}_{q}b: {}_{q}0))$	True
	Move Sel Zero	$r(a(1b?, 0: pa) \times ac) \rightarrow r(a \times a(1b?, 0: ac))$	True
	Concat to Add	$r\{pa,qb\} \rightarrow r(s(pa < uq) + qb)$	$s \ge p + 2^u - 1 \land u \ge \lceil \log_2(q+1) \rceil$
Merging Ops	Merge Additions	$\begin{array}{c} & \stackrel{r}{\underset{r}{_{1}}}_{p}a, _{q}b\} \rightarrow _{r}(\underset{p}{_{a}} < <_{u}q) + _{q}b) \\ & \stackrel{q}{\underset{q_{1}}{_{1}}}_{q_{1}}(\underset{p_{1}}{_{a}}a1 + \underset{q_{2}}{_{2}}(\underset{p_{2}}{_{2}}a2 + \underset{q_{3}}{_{3}}(\underset{p_{3}}{_{a}}a3 + \ldots + \underset{p_{n}}{_{a}}an))) \rightarrow \\ & \stackrel{q}{\underset{q_{1}}{_{1}}}(\operatorname{SUM}(\underset{p_{1}}{_{a}}a1, \underset{p_{2}}{_{2}}a2, \ldots, \underset{p_{n}}{_{a}}an)) \end{array}$	$ \begin{array}{c c} q_i > \max(p_i, q_{i+1}), i = 1,, n - 2 \\ \land q_{n-1} > \max(p_{n-1}, p_n) \end{array} $
	Merge Mult Array	$ \begin{array}{c} \underset{t}{\overset{q_1}{\underset{s(qax_rb)}{}}} + \underset{s(qax_rb)}{\overset{r_1}{\underset{s(qax_rb)}{}}} + \underset{s(qax_rb)}{\overset{r_1}{\underset{s(qax_rb)}{}}} + \underset{s(p)}{\overset{r_1}{\underset{s(qax_rb)}{}}} + \underset{s(p)}{\overset{r_1}{\underset{s(p)}{}}} + \underset{s(p)}{\overset{r_1}{\underset{s(p)}{}} + \underset{s(p)}{\overset{r_1}{\underset{s(p)}{}}} + \underset{s(p)}{\overset{r_1}{\underset{s(p)}{}}} + \underset{s(p)}{\overset{r_1}{\underset{s(p)}{}}} + \underset{s(p)}{\overset{r_1}{\underset{s(p)}{}}} + \underset{s(p)}{\overset{r_1}{\underset{s(p)}{}} + \underset{s(p)}{\underset{s(p)}{} + \underset{s(p)}{\underset{s(p)}{} + \underset{s(p)}{\underset{s(p)}{} + \underset{s(p)}{\underset{s(p)}{} + \underset{s(p)}{\underset{s(p)}{} + \underset{s(p)}{\underset{s(p)}{} + \underset$	$s \ge q + r \wedge t > s$
	FMA Merge	$t(s(pa \times ab) + rc) \rightarrow t(FMA(pa, ab, rc))$	$s \ge p + q \land t > \max(s, r)$